first verilog project
Go to file
Jörg Thalheim a4d3371128 rt_folgen: Buskonflikt behoben 2014-01-18 12:00:17 +01:00
bericht rt_folgen: Buskonflikt behoben 2014-01-18 12:00:17 +01:00
c . 2014-01-13 09:08:21 +01:00
cadence add cadence verilog code 2014-01-18 11:59:04 +01:00
verilog . 2014-01-13 09:08:21 +01:00
.gitignore gitignore cadence 2014-01-18 11:59:19 +01:00
Makefile Makefile: automating testbench 2014-01-18 11:59:36 +01:00