heron_sqrt/cadence/heron_shift_1/functional/verilog.v

11 lines
140 B
Coq
Raw Normal View History

2014-01-18 10:59:04 +00:00
module heron_shift_1 (A, Y);
input [31:0] A;
output [31:0] Y;
wire [31:0] Y;
assign Y[30:0] = A[31:1];
assign Y[31] = 0;
endmodule