Mic92
/
heron_sqrt
1
0
Fork 0
Code Issues 0 Pull Requests 0 Releases 0 Wiki Activity
first verilog project
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
23 Commits
2 Branches
126 KiB
 
 
 
 
 
Branch: master
Branches Tags
${ item.name }
Create branch ${ searchTerm }
from 'master'
${ noResults }
 ZIP  TAR.GZ
Jörg Thalheim 861d93d2fa ctrl_wires: add x_to_a_shift_1 signal 6 years ago
bericht fix formula 6 years ago
c . 7 years ago
cadence ctrl_wires: add x_to_a_shift_1 signal 6 years ago
verilog . 7 years ago
.gitignore gitignore cadence 7 years ago
Makefile Makefile: use system rsync again 6 years ago