Mic92
/
heron_sqrt
1
0
Fork 0
Code Issues Pull Requests Releases Wiki Activity
first verilog project
You cannot select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
23 Commits
2 Branches
0 Tags
126 KiB
TeX 61.2%
Verilog 28.9%
Graphviz (DOT) 4.6%
C 3.7%
Makefile 1.6%
 
 
 
 
 
master
new
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'master'
${ noResults }
Go to file
Jörg Thalheim 861d93d2fa ctrl_wires: add x_to_a_shift_1 signal 9 years ago
bericht fix formula 9 years ago
c . 10 years ago
cadence ctrl_wires: add x_to_a_shift_1 signal 9 years ago
verilog . 10 years ago
.gitignore gitignore cadence 10 years ago
Makefile Makefile: use system rsync again 9 years ago