first verilog project
Go to file
Jörg Thalheim 861d93d2fa ctrl_wires: add x_to_a_shift_1 signal 2015-01-14 10:43:13 +01:00
bericht fix formula 2015-01-14 10:40:58 +01:00
c . 2014-01-13 09:08:21 +01:00
cadence ctrl_wires: add x_to_a_shift_1 signal 2015-01-14 10:43:13 +01:00
verilog . 2014-01-13 09:08:21 +01:00
.gitignore gitignore cadence 2014-01-18 11:59:19 +01:00
Makefile Makefile: use system rsync again 2015-01-14 10:41:44 +01:00